


Fig. 1

ź







Fig. 3A

Ė








Fig. 3C




Ē

Fig. 3A



-

Fig. 4A



```
ENTITY FXUCHK IS
                                                            IN std ulogic:
                   PORT(
                                 SIN
                                 QIN
                                                            IN std_ulogic:
                                 RIN
                                                            IN std ulogic:
                                                                                                                450
                                                            IN std ulogic:
                                 clock
                                                            OUT std ulogic_vector(0 to 1);
                                 fails
                                                            OUT std_ulogic_vector(0 to 2);
                                 counts
                                                            OUT std ulogic vector(0 to 1);
                                 harvests
                            );
          --!! BEGIN
--!! Design Entity: FXU;
            --!! Inputs
           -!! S IN =>
-!! Q IN =>
-!! R IN =>
-!! CLOCK =>
-!! End Inputs
                                                B.C.S;
                                                A.Q;
                                                R;
                                                clock;
            r-!! Fail Outputs;
           -!! 0 : "Fail message for failure event 0";

-!! 1 : "Fail message for failure event 1";

-!! End Fail Outputs;
                                                                                                                             -440
                                                                                 -451
            --!! Count Outputs;
           -!! 0 : <event0> clock;


-!! 1 : <event1> clock;


-!! 2 : <event2> clock;


-!! End Count Outputs;
          --!! Harvest Outputs;
--!! 0 : "Message for harvest event 0";
--!! 1 : "Message for harvest event 1";
--!! End Harvest Outputs;
457 < -!! End;
            ARCHITECTURE example of FXUCHK IS
             BEGIN
                    ... HDL code for entity body section ...
             END;
```

₹.

Fig. 40









Ē

Fig. 5A




Ē

Fig. 5B



ž

-







Fig. 7



F16. 8


(Prior Art)

FIG. 8A (Prior Art)

```
entity Frm. I's
  PORT (
            ... ports for entity from .....
   ARCHETECTURE FSM of FSM IS
   BEGIN
         ... HOL cacle For FSM and restof the entity ...
         fsm-state(0 to 2) = ... signal 801....
         --!! Embedded FSM: example FSM;
                               : (Fsm_state (oto 2)
              state_vector
               state- encotin
          -- !! end Fsm;
```

F16, 88

EWD;



FI6. 9